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The electrical properties of ZnO thin ﬁlms grown by pulsed laser deposition were studied. Field-eﬀect devices with a mobility reaching
1 cm2/V s show non-linearities both in the current–voltage and in the transfer characteristics which are explained as due to the presence
of trap states. These traps cause a reversible threshold voltage shift as revealed by low-frequency capacitance–voltage measurements in
metal insulator semiconductor (MIS) capacitors. Thermal detrapping experiments in heterojunctions conﬁrm the presence of a trap state
located at 0.32 eV.
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The electrical and optical properties of zinc oxide (ZnO)
thin ﬁlms are being studied for use in transparent electron-
ics [1,2]. Fully transparent thin ﬁlm transistor (TFT)
devices [3–7] are particularly attractive because it is
expected that their characteristics will not degrade under
sunlight exposure due to the wide band gap. Besides,
ZnO thin ﬁlms can be grown in many diﬀerent polycrystal-
line or nanoscale forms at relatively low deposition temper-
atures on diverse substrates.
Although electronics based on ZnO is promising, there
are still many drawbacks that hinder a successful introduc-
tion into the market, namely the device stability in the pres-
ence of atmospheric agents and other undesirable eﬀects
caused by the presence of deep traps. The aim of this work
is to study defect states and associated charges, both in the
bulk and at the interface with other materials.0022-3093/$ - see front matter  2007 Elsevier B.V. All rights reserved.
doi:10.1016/j.jnoncrysol.2007.10.059
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Please cite this article in press as: C. Casteleiro et al., J. Non-CrystZnO thin ﬁlms were grown by pulsed laser deposition
(PLD) on top of crystalline silicon substrates. Thermally
oxidized silicon substrates were used for the fabrication
of metal–insulator–semiconductor ﬁeld-eﬀect transistors
(MISFETs) and MIS capacitors (see Fig. 1). Rectifying
heterojunctions were built in highly doped n-type silicon
substrates to perform thermal detrapping experiments
(temperature stimulated current, TSC). The MISFET
structures were used to estimate the ﬁeld-eﬀect carrier
mobility and the capacitors were measured using small-sig-
nal impedance techniques to assess the interface states.
2. Experimental details
ZnO thin ﬁlms were deposited by PLD [8] in a high vac-
uum deposition apparatus. A Q-switched Nd:YAG laser
(at 1024 nm) was used to ablate the ZnO target (zinc pow-
der purity 99.99%), with a pulse energy of 100 mJ and pulse
duration of 5 ns at a frequency of 10 Hz. Thin ﬁlms were
grown at oxygen pressures of 103 mbar and 105 mbar.
Thin ﬁlms ranging from 50 nm to 200 nm thick were
deposited on top of silicon substrates consisting of a heavily. Solids (2008), doi:10.1016/j.jnoncrysol.2007.10.059
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Fig. 1. Schematic diagram of the device structure.
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ARTICLE IN PRESSn-doped silicon gate electrode coated with 680 nm thick
(thermally grown) SiO2 insulating layer. Aluminum metal
electrodes were then deposited on top of the ZnO ﬁlm by
thermal evaporation through a shadow mask. The channel
had a width (W) and a length (L) of 4000 lm and 200 lm,
respectively. For the heterostructure, the ZnO was depos-
ited on top of the n-doped silicon.0 10 20 30 40 500
20
40
60
80
100
VDS (V)
I D
S 
(nA
)
VG = 40 V
VG = 65 V
VG = 75 V
VG = 95 V
VG = 90 V
VG = 85 V
VG = 80 V
Fig. 2. Transistor current–voltage characteristics (a) when the ZnO ﬁlm
was grown under relatively oxygen (base pressure of 103 mbar) and (b)
showing supra-linear behavior for small VDS when the ZnO thin ﬁlm was
grown under low oxygen atmosphere (base pressure 105 mbar).3. Results
3.1. Transistor characteristics
The thin ﬁlm transistors (TFT) used in this study exhibit
good electrical characteristics, with a low oﬀ current, a
ﬁeld-eﬀect mobility of 1.13 cm2/Vs and modulation ratio
104. The IDS–VDS curves (see Fig. 2(a)) exhibit n-channel
operation, current saturation and negligible non-linearities
in the linear region. The transistor can be normally-on
when the ZnO ﬁlm thickness is high (>100 nm). When
comparing these characteristics with other ZnO data in
the literature it is important to note that the dielectric
thickness used (680 nm) is unusually high. If a typical
200 nm thick dielectric was used instead, we expect to reach
a similar current modulation with only a gate bias of 18 V.
As in many other materials, the transistor transfer char-
acteristics are non-linear in a linear plot, therefore, it is dif-
ﬁcult to obtain a unique slope and intercept from which the
mobility (l) and the threshold voltage (Vth) can be
extracted. This problem is well known and has been
addressed in a-Si TFT technology [9] as well as in organic
based devices [10,11].
This behavior occurs when there is a large density of
traps compared to the density of free carriers [11]. Particu-
lar care is then needed when one has to estimate values for
the mobility. Usually it is considered that the parametric
ﬁeld-eﬀect mobility (lFET) increases with the gate voltage
as lFET / (VGS–Vth)c where VGS is the gate-source voltage
and c0 is an empirical parameters deﬁning the variation of
the mobility with VGS.
The drain current in the linear region, i.e., for small
drain voltage and for VGS > Vth is then given byPlease cite this article in press as: C. Casteleiro et al., J. Non-CrystIDS ¼ kðV GS  V thÞ1þcV DS
with k = l0COXW/L, l0 is an empirical parameter, COX is
the oxide capacitance per unit area and Vth the threshold
voltage. The linear transfer curves plotted as I1=ð1þcÞDS give
straight lines. Fig. 3 shows the transfer characteristics for
c = 1.5. Two clear straight lines are then obtained.
The TFTs characteristics strongly depend on the oxygen
content during deposition. Fig. 2(b) shows IDS–VDS curves
for a ZnO TFT grown under low oxygen concentration.
The lower the oxygen content during deposition, the smal-
ler the current. Furthermore, the curves become clearly
supra-linear for small VDS, phenomena often called ‘con-
tact eﬀects’, however, non-linearities are also readily
explained by assuming a Poole and Frenkel ﬁeld assisted
thermal excitation from abundant deep levels [11].
As a summary, ZnO TFTs characteristics exhibit non-
linearities, both in the I–V and the transfer characteristics,. Solids (2008), doi:10.1016/j.jnoncrysol.2007.10.059
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Fig. 3. Linear transfer curves for VDS = 5 V and plotted as I
1=ð1þcÞ
DS for
c = 1.5. The dashed lines are guides to the eye.
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abundant deep localized levels.
To obtain more information about the establishment of
the accumulation channel as well as charges trapped at the
ZnO/silicon interface, capacitance–voltage (C–V) measure-
ments were carried out in MIS capacitors. Fig. 4 shows a
low-frequency C–V measurement. When the voltage is
swept across the MIS capacitor, the semiconductor surface
goes through accumulation to depletion and eventually to
inversion. The central region of the C–V curve, where the
capacitance changes rapidly with the gate voltage, are the
depletion and inversion regions. The capacitance decreases
until the depletion width reaches a maximum and inversion
sets in. Inversion forms a layer of minority carriers (holes
in this case). The inversion region should disappear as0 5 10 15 20 25 30
60
62
64
66
68
70
72
Voltage (V)
Ca
pa
ci
ta
nc
e 
(pF
)
f = 8 kHz
Fig. 4. Low-frequency capacitance–voltage measurement carried out in an
MIS capacitor.
Please cite this article in press as: C. Casteleiro et al., J. Non-Crystthe frequency increases, typically a few Hz in silicon based
devices. It is peculiar that the inversion plateau at high
positive bias (see Fig. 4) is capable of responding to ac sig-
nals with a frequency as high as 8 kHz. The C–V plot also
shows substantial hysteresis, with a lateral shift along the
voltage axis. This indicates the presence of interface states
which are charged as the device is driven into depletion and
discharged when in inversion, causing a large threshold
voltage shift of nearly 4 V. This threshold voltage shift is
fully reversible.3.2. Thermal detrapping currents
Physical properties of charge carrier traps in semicon-
ductors are usually studied by thermally stimulated current
(TSC) techniques. In TSC experiments the traps are ﬁlled
by the bias when cooling down to low temperature. Upon
heating, the trapped carriers are released to the appropriate
band and there is an increase in the free carrier density. The
amount of trapped charge is ﬁnite, being limited by the
number of traps, and as the temperature is increased fur-
ther, all the trapped carriers are eventually released. There
is a peak in a plot of the current change as a function of
temperature. The temperature at which this peak occurs
is related to the energy level of the trap and the area under
the peak is related to the trap concentration.
The TSC experiments were performed in a heterojunc-
tion device. These structures exhibit rectifying I–V charac-
teristics, the current is higher for positive bias applied to
the aluminum electrode. Charging of the traps was per-
formed by application of a forward bias (3 V) at a temper-
ature of 320 K. The device was then cooled down to 150 K,
while keeping the bias on. At low temperatures the bias was160 200 240 280
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Fig. 5. Experimental TSC curve (a) obtained in a heterojunction structure
after applying a forward bias of 3 V while cooling (trap-ﬁlling procedure)
and (b) without trap ﬁling. The TSC peak at 235 K is caused by a
detrapping current. The heating rate was 2 K/min.
. Solids (2008), doi:10.1016/j.jnoncrysol.2007.10.059
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the device heated with a well-deﬁned heating rate. Fig. 5
shows a TSC curve compared with a base-line curve mea-
sured without trap-ﬁlling bias. Only the peak structure
appearing at 235 K can thus be assigned to the trap-ﬁlling
process. The experimental TSC curves can be analyzed by
the initial rise method [12]. This analysis is based on the
assumption that, the TSC is proportional to exp(Et/kBT)
when traps begin to empty with temperature, where Et is
the energy of the trap in the band gap, kB is the Boltzmann
constant and T the temperature. Thus, a semi-logarithmic
plot of the current versus 1/T gives a straight linewith a slope
of (Et/kB). On the basis of our experimental TSCs curves
we obtain a trap depth of 0.32 eV. In principle, the trap den-
sity can be estimated from the area under the TSC curve.
However, there are clear evidences for strong re-trapping
above a temperature of 240 K, the re-trapping distorts the
curve and makes trap density estimation unreliable.
4. Conclusions
The electrical characterization of ZnO thin ﬁlms in metal
insulator semiconductor structures has revealed that traps
are strongly aﬀecting the electrical characteristics. Particular
care is then needed in the interpretation of the TFT parame-
ters and the use of conventional models to extract device
parameters such as the ﬁeld-eﬀect mobility.
The oxygen content during ZnO deposition by PLD has a
remarkable eﬀect on the thin ﬁlm conductivity by changing
the trap density. TFT devices deposited under high oxygen
content (base pressure 103 mbar) have higher current densi-
ties and they behave as normally-on devices. Devices depos-
ited under low oxygen content (base pressure 105 mbar)
exhibit non-linear I–V and transfer characteristics, behavior
typical of devices having a large density of trap states.
The experimental ﬁndings reported here suggest that the
lack of oxygen during the growth conditions creates more
defects. The ﬁeld-eﬀect mobility is also substantially
decreased because of a large density of traps. Thermal
detrapping experiments have revealed that the traps are rel-Please cite this article in press as: C. Casteleiro et al., J. Non-Crystatively shallow and located at 0.32 eV from the conduction
band edge. According to the literature [3], the two most
common defects in ZnO thin ﬁlms are oxygen vacancies
and zinc interstitials. In oxygen rich growth conditions zinc
vacancies dominate [3]. Further studies are needed to clar-
ify the nature of these defects at 0.32 eV and their relation
with the growth conditions.
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